



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/964,483	09/28/2001	Hideaki Takahashi	ASA-1035	2770
75	90 06/16/2004		EXAMINER	
Mattingly, Stanger & Malur, P.C.			TU, CHRISTINE TRINH LE	
Suite 370 1800 diagonal R	load		ART UNIT	PAPER NUMBER
Alexandria, VA 22314			2133	
			DATE MAILED: 06/16/2004	5

Please find below and/or attached an Office communication concerning this application or proceeding.

St

	Office Action Summary	Part of Paper No./Mail Date	÷ 5
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-3)  Information Disclosure Statement(s) (PTO-1449 or PTO Paper No(s)/Mail Date  3. Patent and Trademark Office	948) Paper N	v Summary (PTO-413) o(s)/Mail Date f Informal Patent Application (PTO-152) 	
* See the attached detailed Office action for		ot received.	
application from the International		en received in triis National Stage	
<ul><li>2. Certified copies of the priority doc</li><li>3. Copies of the certified copies of the</li></ul>			
1. Certified copies of the priority doc		A P C A -	
a)⊠ All b)□ Some * c)□ None of:			
12)⊠ Acknowledgment is made of a claim for	foreign priority under 35 U.S.C	. § 119(a)-(d) or (f).	
Priority under 35 U.S.C. § 119			
11) The oath or declaration is objected to by			u).
Applicant may not request that any objection Replacement drawing sheet(s) including the			'4 <i>\</i>
10)⊠ The drawing(s) filed on <u>28 September 2</u>			
9)☐ The specification is objected to by the E	xaminer.		
Application Papers			
8) Claim(s) are subject to restriction	n and/or election requirement.		
7) Claim(s) is/are objected to.			
<ul> <li>5)⊠ Claim(s) <u>1-17,22 and 23</u> is/are allowed.</li> <li>6)⊠ Claim(s) <u>18-21</u> is/are rejected.</li> </ul>			
4a) Of the above claim(s) is/are v			
4) Claim(s) <u>1-23</u> is/are pending in the appl			
Disposition of Claims			
closed in accordance with the practice	under <i>Ex parte Quayle</i> , 1935 C	c.D. 11, 453 O.G. 213.	
3) Since this application is in condition for			S
· ·	☐ This action is non-final.		
1) Responsive to communication(s) filed of			
Status			
THE MAILING DATE OF THIS COMMUNICA  - Extensions of time may be available under the provisions of 3 after SIX (6) MONTHS from the mailing date of this communic  - If the period for reply specified above is less than thirty (30) da  - If NO period for reply is specified above, the maximum statuto  - Failure to reply within the set or extended period for reply will,  Any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	7 CFR 1.136(a). In no event, however, may ation. ays, a reply within the statutory minimum of iny period will apply and will expire SIX (6) No by statute, cause the application to become	thirty (30) days will be considered timely. ONTHS from the mailing date of this communication ABANDONED (35 U.S.C. § 133).	on.
A SHORTENED STATUTORY PERIOD FOR		MONTH(S) FROM	
The MAILING DATE of this communicate Period for Reply	tion appears on the cover sneet	with the correspondence address	
	Christine T. Tu	2133	
Office Action Summary	Examiner	Art Unit	
	09/964,483	TAKAHASHI ET AL.	
•	Application No.	Applicant(s)	

Page 2

Application/Control Number: 09/964,483

Art Unit: 2133

### Claim Rejections - 35 USC § 102

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

1. Claims 18-21 are rejected under 35 U.S.C. 102b) as being anticipated by Tamamura et al. (5,579,236 and Tamamura hereinafter).

#### Claims 18, 19 and 21:

Tamamura teaches (figure 1) that within a semiconductor apparatus, a signal generating source (1) generates an analog voltage at terminal "b" and is connected to a DUT. The analog voltage at terminal "b" is also fed back to a current measuring circuit (3), then the current measuring circuit outputs a voltage measure value V<sub>MOUT</sub> to be fed back into the signal generating source (1) (figure 1, column 1 lines 9-14, column 5 lines 9-column 6 line 5).

#### Claim 20:

Tamamura shows (figure 1) that the signal generating source (1) comprises a DAC (12) for converting a digital signal into an analog signal and such an analog signal later is outputting as  $V_{out}$ .

Application/Control Number: 09/964,483 Page 3

Art Unit: 2133

## Allowable Subject Matter

2. The following is a statement of reasons for the indication of allowable subject matter:

3. The present invention pertains a semiconductor apparatus having an analog generating circuit.

The prior arts of record, however, does not teach an analog generation circuit including a resistive element, a capacitive element and switching element(s) for generating a voltage determined by a conduction time of the switching element and by a time constant of the resistive and capacitive elements based on a current flowing through the resistive element controlled by turning ON and OFF of the switching element(s), wherein the output voltage of the analog generation circuit is bed back to the analog generation circuit for generating the output voltage according to the fed-back voltage.

The prior arts of record does not teach the analog cell including variable wiring means having switching element s for connecting or disconnecting a plurality of signal lines for connection of the analog generation circuit with at least another variable logic circuit and signal lines mutually intersected, and wiring-line connection state memory mans for storing states of the switching elements of the variable wiring means.

Thus claims 1-17 and 22-23 are allowable over the prior arts of record.

4. Claim1-17 and 22-23 allowed.

Application/Control Number: 09/964,483

Art Unit: 2133

Page 4

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christine T. Tu whose telephone number is (703)305-9689. The examiner can normally be reached on Mon-Thur. 8:30am-6:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on (703)305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Christine T. Tu
Primary Examiner
Art Unit 2133

June 3, 2004